This paper presents a high-speed Forward Error Correction (FEC) architecture based on concatenated Bose-ChaudhuriHocquenghem (BCH) for 100-Gb/s optical communication systems. The concatenated BCH code consists of BCH(3860, 3824) and BCH (2040, 1930), which provides 7.98 dB net coding gain at 10 −12 corrected bit error rate. The proposed BCH decoder features a low-complexity key equation solver using an error-locator computation RiBM (ECRiBM) algorithm and its architecture. The proposed concatenated BCH-based Super-FEC architecture has been implemented in 90-nm CMOS standard cell technology with a supply voltage of 1.1 V. The implementation results show that the proposed architecture can operate at a clock frequency of 400 MHz and has a throughput of 102.4-Gb/s for 90-nm CMOS technology.
Introduction
The Bose-Chaudhuri-Hocquenghem (BCH) codes are a class of powerful multiple error-correcting cyclic codes [1] . The BCH codes are kinds of cyclic codes, which are used in a broad class of error correcting codes such as optical fiber communication systems, second generation Digital Video Broadcasting (DVB-S2) standard and digital communication systems. The Reed-Solomon (RS) (255, 239) code is used and standardized in ITU-T G.975 and G.709 [2] . This code has 5.6 dB net coding gain at 10 −12 decoder output bit error rate (BER) with 6.69% redundancy. For high-speed (40-Gb/s and beyond) optical fiber communication systems, more powerful forward error correction (FEC) codes have became necessary in order to achieve higher correction ability than RS(255, 239) code and compensate for serious transmission quality degradation. Thus, several Super-FEC schemes are considered and recommended in [2] . The concatenated BCH code described in G. 975.1 [2] uses the BCH(3860,3824) and BCH (2040, 1930) codes for outer code and inner code, respectively. A BCH code has more powerful random error correction capability over the additive white Gaussian noise (AWGN) channel than a RS code with similar rate and codeword length. Furthermore, the concatenated BCH code applies three times iterative decoding which provides 7.98 dB net coding gain at 10 −12 decoder output BER without additive redundancy compared to the RS(255,239) code. This technique can improve the error correction capability without increasing the coding rate. Figure 1 (a) shows block diagrams of the concatenated BCH Super-FEC architecture which consists of BCH encoders, BCH decoders and interleaver/deinterleavers [2] . Each BCH(3860, 3824) and BCH (2040, 1930) code can correct up to 3 and 10 bit errors of one codeword, respectively. A BCH decoders can be implemented using the BerlekampMassey (BM) algorithm or modified Euclidean (ME) algorithm to solve the key equation. These algorithms are typically designed using theory for finite-field (also called Galois-field) arithmetic operations. For either the BM algorithm or ME algorithm can be used to solve a key equation for an error locator polynomial λ(r) of BCH decoding procedure.
The very high-speed data transmission techniques that have been developed for the optical fiber communication systems have necessitated the implementation of high-speed FEC architectures to meet the continuing demands for ever higher data rates [3] - [5] . Specifically, standardization of a hard-decision FEC for 100 Gb/s optical transport network (OTN) is discussing at the ITU-T. As a result, the RS(255,239) code has become mandatory for short-reach systems. But, no specific FEC has been determined yet for metro and long-haul systems. Also, the concatenated BCH FEC decoder architecture proposed in [4] is difficult to achieve 100 Gb/s throughput in its present form.
In this paper, we present a high-speed two-parallel concatenated BCH Super-FEC architecture for 100 Gb/s optical communication systems. Also, a novel error-locator computation RiBM (ECRiBM) algorithm and its architecture are proposed with the aim of reducing the hardware complexity and improving the clock frequency for high-speed lowcomplexity BCH decoders. This design has a lower number of processing elements (PEs) compared to the conventional RiBM architecture. Therefore, it has a less number of Galois-Field (GF) multipliers and GF adders, which provide considerably reduced hardware complexity.
Section 2 shows the proposed concatenated BCH decoder with two-parallel processing. Section 3 shows the proposed ECRiBM algorithm and its architecture for the highspeed low-complexity BCH decoders. In Sect. 4 
Concatenated BCH Decoder with Two-Parallel Processing
The concatenated BCH decoder with two-parallel processing consists of the BCH(3860, 3824) outer decoder, BCH (2040, 1930) inner decoder, and interleaver/ deinterleaver. The original OTN frame structure, namely A-format, is organized as shown in Fig. 1(b) . But it is not suitable for the proposed two-parallel structure because the data alignment inside OTN frame is not parallel structure. Thus we convert the frame structure of OTN frame into two-parallel frame structure, namely B-format, as shown in Fig. 1 (c). In order to convert A-format into B-format in the OTN frame structure, the format converter is used at input and output ports of the concatenated BCH decoder as shown in Fig 
Syndrome Computation Block
The syndrome computation block calculates all the syndromes S i (0 ≤ i ≤ 2t − 1) by putting the roots of generator polynomial G(x) into the received codeword polynomial R(x) as shown in Eqs. (1) and (2) .
Figure 3(a) shows SC block, in which all calculations are GF(2 m ) symbol-based where m is 11 and 12 bits for the inner and outer decoder, respectively. But SC block receives byte-based codeword, such as 16 and 8 bits in the outer and inner decoder respectively. So, we need to transform input bits into the symbol of GF(2 m ), which is named "Bit2Sym" for convenience sake.
Key Equation Solver Block
The key equation solver block is used to obtain the error locator polynomial σ(x) by solving the key equation
, where σ odd (x) is the odd terms of σ(x).
A well known reformulation of inversionless BerlekampMassey (RiBM) algorithm [6] calculates the error locator polynomials and the error evaluator polynomial through the iterative procedure for solving the key equation. This algorithm is used to compute the current polynomial update. The architecture based on RiBM algorithm has extremely regular systolic structure with the critical path only (T mult + T add ) as compared to the critical path of previous iBM algorithm (> 2 · (T mult + T add )). Moreover, the RiBM architecture also supports lower gate complexity and simpler control structure as compared to architectures based on the ME algorithm. But this architecture uses a lot of GF multipliers and GF adders, which occupy extensive silicon area and results in high power consumption. Thus, we propose a novel ECRiBM algorithm and its architecture with the aim of reducing the hardware complexity for the BCH decoders [7] . This design does not require the error-value computation unit to compute the error evaluator polynomial and has a lower number of processing element (PE) processors compared to the conventional RiBM architecture. Therefore, it has fewer GF multipliers and GF adders, which provide considerably reduced hardware complexity. Also for t ≤ 3, Peterson-Gorenstein-Zierler (PGZ) architecture is preferred due to its low hardware complexity [8] . However, for t=3, our design uses lower number of GF multipliers and GF adders compared with the PGZ architecture in [8] . The detailed explanation for the proposed ECRiBM algorithm and architecture is described in Sect. 3.
Chien Search Block
The error locator polynomial σ(x) is obtained by the KES block. The chien search block searches for the error locations by finding roots of σ(x). The inversed power of roots indicates the error location in the codeword. The chien search block can be parallelized using an equivalent circuit as shown in Fig. 3(b) .
Interleaver/Deinterleaver
The two-parallel 32-channel interleaver/deinterleaver consist of two block memories and read/write address control block, which are used to swap two-parallel interleaved payload data with memory output data from even and odd block memories, as shown in Fig. 3(c) . This two-parallel architecture needs the converter in order to parallelize two serial frames at input and output port of the B-format OTN frame structure. The required memory size for each interleaver/deinterleaver and frame converter is 32,640 bytes and 8,160 bytes, respectively.
Proposed Error-Locator Computation RIBM Algorithm and Architecture

Proposed Error-Locator Computation RiBM Algorithm
The odd-numbered syndromes can be computed by evaluating the received polynomials at the necessary odd-powered roots of the generator polynomial. The necessary roots of the generator polynomial comprise at least 2t consecutive symbol values α L+1 , α L+2 , · · · , α L+2t , where α represents the primitive element and L represents an appropriate power of roots.
The Syndromes S i for BCH codes possess a property as described by the following Eq. (3).
Equation (3) is used to generate a regular repeating control signal. The discrepancyδ(r) is given as the multiple of appropriate symbol value, so the odd-numbered iterative operation regularly generates value of discrepancyδ(r) '0' as proved in the following Eq. (4). Using this property, the look-ahead transformation can be applied and the number of iterative operations in a BCH decoding process can be half-reduced.
The proposed ECRiBM algorithm is described in the following pseudo-code.
The ECRiBM Algorithm:
Initialization: 
Proposed Error-Locator Computation RiBM Architecture
The disadvantage of the conventional RiBM architecture described in [6] is that it uses a lot of GF multipliers and GF adders, which occupy extensive silicon area and results in high power consumption. Figure 4 shows the novel ECRiBM architecture, in which there is no error-value computation unit and it has a lower number of PE processors. By using 1-bit counter, not only PE block but also δ(r) blocks are controlled consecutively. Also the value '0' is processes instead ofθ 2t−i−r (r), (i = 2, 3) latch by log 2 t -bit counter to eliminate the error value computation circuit from the conventional RiBM architecture. Note that the discrepancyδ(r) generated fixed PE (zero-th) position is always '0' in odd number iteration. Using this property, regular repeating control signal can reduces the control block complexity described in RiBM architecture.
Based on the new initial conditions compared with the existing RiBM algorithm, the novel ECRiBM algorithm performs the computation of next coefficients of the reformulated Δ polynomial δ i (r + 2) as Eq. (5), whereδ(r) is the discrepancy, which feed into every PE processor at the same time. The upper equation in Eq. (5) has critical path 2·T mult + T add , so we reformulated the upper equation in Eq. (5) to guarantee the reduction of the critical path delay
The proposed ECRiBM architecture has almost similar critical path delay with the conventional RiBM architecture by reformulating Eq. (5). Furthermore, the proposed ECRiBM architecture has systolic array structure, in which PE processor consists of 2GF multipliers, 1GF adder, 2 latches, 1 D flip-flop and 5 muxes, as shown in Fig. 4(c) . The conventional RiBM architecture for RS decoders needs to evaluate both the error evaluator polynomial and error locator polynomial, but in the BCH decoding procedure, errors can be detected and corrected using only error locator polynomial. Thus, the proposed ECRiBM architecture computes only error locator polynomial. The conventional RiBM architecture with 3t+1 PE processors use the former t PE processors to obtain the error evaluator polynomial and the latter PE processors from PE t to PE 2t to obtain the error locator polynomial. Therefore the former t PE processors were eliminated and replaced by PE t to PE 2t processors, because BCH decoder does not need the error evaluator polynomial. After 2t clock cycle, the ECRiBM architecture can generate the coefficients of the error locator polynomial simultaneously from PE 1 to PE t+1 processor in the BCH decoding procedure. Table 1 summarizes the hardware complexity and path delay of the various KES architectures, and compares them with the proposed ECRiBM architecture. The ECRiBM architecture reduces the hardware complexity over the previous RiBM architecture. The RiBM architecture requires 3t+1 GF adders, 6t+2 GF multipliers, 6t+2 latches and 3t+1 muxes. In contrast, the proposed ECRiBM architecture consisting of 2t+1 PE processors requires 2t+1 GF adders, 4t+2 GF multipliers, 4t+2 latches, 2t+1 D flip-flops and 10t+5 muxes. Due to requiring only 2t+1 PEs, the proposed ECRiBM architecture requires a lower number of GF multiplier and GF adders, and thus it has smaller area compared to the RiBM architecture. The proposed architecture has a critical path T mul + T add + 2 · T mux , which is comparable to the critical path in the RiBM architecture.
Performance Comparison
Result and Comparison
The proposed ECRiBM KES architecture was designed in Verilog HDL and simulated to verify its functionality. The proposed ECRiBM KES architecturehas been synthesized using appropriate time and area constraints. Both simulation and synthesis steps were carried out using SYNOP-SYS design tools and 90-nm CMOS technology optimized for a 1.1 V supply voltage. Table 2 shows the implementation results of the proposed ECRiBM KES architecture, conventional RiBM KES architecture, and PGZ architecture for BCH(3860, 3824) and BCH (2040, 1930) decoders. The ECRiBM KES architecture for BCH (2040, 1930) decoder operates approximately at a clock frequency of 400 MHz and requires approximately 32% fewer gate counts and extremely simpler control logic than the conventional RiBM KES architecture. Also for BCH(3860,3824) decoder, implementation result shows that proposed design has an advantage in hardware complexity over both the RiBM and PGZ KES architectures. Figure 5 shows a timing chart for two-parallel 32-channel concatenated BCH (2040, 1930) decoder. The sharing of the KES block requires time multiplexing between each single channel. The syndrome computation block provides 2t syndromes after the processing delay of 255 clock cycles required for computing the syndrome polynomial. Since multiple syndrome computation blocks are connected by one KES block, each syndrome values of a timemultiplexed channel are entered into the KES block sequentially. The ECRiBM algorithm takes only 2t clock cycle in solving the key equation. After 255 clock cycles, which is codeword latency, KES block outputs the error locator polynomials σ(x) in parallel feeding to the chien search block and the error correction block can correct up multiple errors by toggling error location bit from the chien search block.
The proposed two-parallel concatenated BCH Super-FEC architecture was modeled in Verilog HDL and simulated to verify their functionality using a test pattern generated from C simulator. After complete verification of the design functionality it was then synthesized using appropriate time and area constraints. Both simulation and synthesis steps were carried out using SYNOPSYS design tool and 90-nm CMOS technology optimized for a 1.1 V supply voltage. Table 3 shows the implementation results of the concatenated BCH decoder architectures. The total number of gates is 1,400,000 from the synthesized results excluding the RAM used in the interleaver/deinterleavers, frame converters and FIFOs. Required memory size for the concatenate decoder is approximately 270 kbytes including all FIFOs, 2 frame converters, 2 interleavers and 3 deinterleavers. The proposed architecture has a critical path T mult + T add +2·T mux in KES block. From pre-layout simulation, the proposed concatenated BCH Super-FEC architecture can operate at a clock frequency of 400 MHz and has a data processing rate of 102.4-Gb/s in 90-nm CMOS technology. Although the proposed architecture has 5 times lager hardware complexity compared to the RS(255,239)-based FEC architecture, it has additional 2.4 dB coding gain without additive redundancy compared with the RS(255,239)-based FEC architecture. Also, the proposed architecture has very high data processing rate and can be used for next generation 100 Gb/s optical communications. 
Conclusion
This paper presents the design and implementation of the high-speed two-parallel concatenated BCH Super-FEC architecture for optical communication systems. The decoding process is used to achieve 100-Gb/s throughput in 90-nm CMOS technology. A low-complexity ECRiBM algorithm block is applied to the concatenated BCH decoder. Twoparallel processing by converting frame format and block interleaving methods allow the decoder to achieve higher correction ability and compensate for serious transmission quality degradation. As a result, two-parallel concatenated BCH Super-FEC architecture has very high data processing rate and additional 2.4 dB coding gain without additive redundancy compared with RS(255,239)-based FEC architecture. Thus, it has potential applications in the next generation FEC schemes for 100 Gb/s optical communications.
